Lecture 1: Course Introduction and Overview

Lecture 1: Course Introduction and Overview

CS162 Operating Systems and Systems Programming Lecture 16 Paging (Really finished!), General I/O March 21st, 2019 Prof. John Kubiatowicz http://cs162.eecs.Berkeley.edu Recall: Clock Algorithm (Not Recently Used) Set of all pages in Memory Single Clock Hand: Advances only on page fault! Check for pages not used recently Mark pages as not used recently Which bits of a PTE entry are useful to us? Use: Set when page is referenced; cleared by clock algorithm Modified: set when page is modified, cleared when page written to disk Valid: ok for program to reference this page Read-only: ok for program to read page, but not modify For example for catching modifications to code pages! Clock Algorithm: pages arranged in a ring On page fault: Advance clock hand (not real time)

Check use bit: 1used recently; clear and leave alone 0selected candidate for replacement Crude partitioning of pages into two groups: young and old Kubiatowicz CS162 UCB Spring 2019 3/21/19 Lec 16.2 Recall: Clock Algorithms Details (continued) Do we really need hardware-supported use or dirty bits? No. Can emulate them in software! Keep software data structure mapping pages use, dirty, valid, and read-only bits Start by marking all pages invalid (even if in memory) On read to invalid page, trap to OS: If page actually in memory, OS sets use bit, and marks page readonly Otherwise handle page fault On write to invalid/read-only page, trap to OS: If page actually in memory and supposed to be writable, OS sets use and dirty bits, and marks page read-write Otherwise handle page fault When clock hand advances: Check software use and dirty bits to decide what to do If not reclaiming, mark page invalid and reset software use/dirty bits

Remember, however, that clock is just an approximation of LRU Can we do a better approximation, given that we have to take page faults on some reads and writes to collect use information? Need to identify an old page, not oldest page! Answer: second chance list 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.3 Second-Chance List Algorithm (VAX/VMS) rfl ve O ow Directly Mapped Pages Marked: RW c A List: FIFO Page-in New From disk Active Pages

s s ce LRU victim Second Chance List Marked: Invalid List: LRU New SC Victims Split memory in two: Active list (RW), SC list (Invalid) Access pages in Active list at full speed Otherwise, Page Fault Always move overflow page from end of Active list to front of Second-chance list (SC) and mark invalid Desired Page On SC List: move to front of Active list, mark RW Not on SC list: page in to front of Active list, mark RW; page out LRU victim at end of SC list 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.4 Second-Chance List Algorithm (continued) How many pages for second chance list? If 0 FIFO

If all LRU, but page fault on every page reference Pick intermediate value. Result is: Pro: Few disk accesses (page only goes to disk if unused for a long time) Con: Increased overhead trapping to OS (software / hardware tradeoff) With page translation, we can adapt to any kind of access the program makes Later, we will show how to use page translation / protection to share memory between threads on widely separated machines Question: why didnt VAX include use bit? Strecker (architect) asked OS people, they said they didnt need it, so didnt implement it He later got blamed, but VAX did OK anyway 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.5 Free ListClock Hand: Single Set of all pages in Memory Advances as

needed to keep freelist full (background) D D Free Pages For Processes Keep set of free pages ready for use in demand paging Freelist filled in background by Clock algorithm or other technique (Pageout demon) Dirty pages start copying back to disk when enter list Like VAX second-chance list If page needed before reused, just return to active set Advantage: faster for page fault Can always use page (or pages) immediately on fault 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.6 Reverse Page Mapping (Sometimes called Coremap) Physical page frames often shared by many different address spaces/page tables All children forked from given process

Shared memory pages between processes Whatever reverse mapping mechanism that is in place must be very fast Must hunt down all page tables pointing at given page frame when freeing a page Must hunt down all PTEs when seeing if pages active Implementation options: For every page descriptor, keep linked list of page table entries that point to it Management nightmare expensive Linux: Object-based reverse mapping Link together memory region descriptors instead (much coarser granularity) 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.7 Allocation of Page Frames (Memory Pages) How do we allocate memory among different processes? Does every process get the same fraction of memory? Different fractions? Should we completely swap some processes out of memory?

Each process needs minimum number of pages Want to make sure that all processes that are loaded into memory can make forward progress Example: IBM 370 6 pages to handle SS MOVE instruction: instruction is 6 bytes, might span 2 pages 2 pages to handle from 2 pages to handle to Possible Replacement Scopes: Global replacement process selects replacement frame from set of all frames; one process can take a frame from another Local replacement each process selects from only its own set of allocated frames 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.8 Fixed/Priority Allocation Equal allocation (Fixed Scheme): Every process gets same amount of memory Example: 100 frames, 5 processes process gets 20 frames Proportional allocation (Fixed Scheme) Allocate according to the size of process

Computation proceeds as follows: = size of process and = total number of physical frames in the system = (allocation for ) Priority Allocation: Proportional scheme using priorities rather than size Same type of computation as previous scheme Possible behavior: If process pi generates a page fault, select for replacement a frame from a process with lower priority number Perhaps we should use an adaptive scheme instead??? What if some application just needs more memory? 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.9 Page-Fault Frequency Allocation Can we reduce Capacity misses by dynamically changing the number of pages/application? Establish acceptable page-fault rate If actual rate too low, process loses frame If actual rate too high, process gains frame Question: What if we just dont have enough memory?

3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.10 Thrashing If a process does not have enough pages, the page-fault rate is very high. This leads to: low CPU utilization operating system spends most of its time swapping to disk Thrashing a process is busy swapping pages in and out with little or no actual progress Questions: How do we detect Thrashing? What is best response to Thrashing? 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.11 Locality In A Memory-Reference Pattern Program Memory Access Patterns have temporal and spatial locality

Group of Pages accessed along a given time slice called the Working Set Working Set defines minimum number of pages needed for process to behave well Not enough memory for Working Set Thrashing Better to swap out process? 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.12 Working-Set Model working-set window fixed number of page references Example: 10,000 instructions WSi (working set of Process Pi) = total set of pages referenced in the most recent (varies in time) if too small will not encompass entire locality if too large will encompass several localities if = will encompass entire program D = |WSi| WSi|WSi| total demand frames

if D > m Thrashing Policy: if D > m, then suspend/swap out processes This can improve overall system behavior by a lot! 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.13 What about Compulsory Misses? Recall that compulsory misses are misses that occur the first time that a page is seen Pages that are touched for the first time Pages that are touched after process is swapped out/swapped back in Clustering: On a page-fault, bring in multiple pages around the faulting page Since efficiency of disk reads increases with sequential reads, makes sense to read several sequential pages Working Set Tracking: Use algorithm to try to track working set of application When swapping process back in, swap in working set 3/21/19 Kubiatowicz CS162 UCB Spring 2019

Lec 16.14 Linux Memory Details? Memory management in Linux considerably more complex than the examples we have been discussing Memory Zones: physical memory categories ZONE_DMA: < 16MB memory, DMAable on ISA bus ZONE_NORMAL: 16MB 896MB (mapped at 0xC0000000) ZONE_HIGHMEM: Everything else (> 896MB) Each zone has 1 freelist, 2 LRU lists (Active/Inactive) Many different types of allocation SLAB allocators, per-page allocators, mapped/unmapped Many different types of allocated memory: Anonymous memory (not backed by a file, heap/stack) Mapped memory (backed by a file) Allocation priorities Is blocking allowed/etc 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.15 Linux Virtual memory map (PreMeltdown) 3GB Total

64 TiB Physical 0xFFFF800000000000 Canonical Hole User Addresse s Kernel Addresse s Empty Space 0x00007FFFFFFFFFFF User Addresse s 0x0000000000000000 0x00000000 32-Bit Virtual Address Space 3/21/19 128TiB 896MB Physical

0xC0000000 Kernel Addresse s 0xFFFFFFFFFFFFFFFF 128TiB 1GB 0xFFFFFFFF 64-Bit Virtual Address Space Kubiatowicz CS162 UCB Spring 2019 Lec 16.16 Pre-Meltdown Virtual Map (Details) Kernel memory not generally visible to user Exception: special VDSO (virtual dynamically linked shared objects) facility that maps kernel code into user space to aid in system calls (and to provide certain actual system calls such as gettimeofday()) Every physical page described by a page structure

Collected together in lower physical memory Can be accessed in kernel virtual space Linked together in various LRU lists For 32-bit virtual memory architectures: When physical memory < 896MB All physical memory mapped at 0xC0000000 When physical memory >= 896MB Not all physical memory mapped in kernel space all the time Can be temporarily mapped with addresses > 0xCC000000 For 64-bit virtual memory architectures: All physical memory mapped above 0xFFFF800000000000 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.17 Post Meltdown Memory Map Meltdown flaw (2018, Intel x86, IBM Power, ARM) Exploit speculative execution to observe contents of kernel memory 1:// Set up side channel (array flushed from cache) 2:uchar array[256 * 4096]; 3:flush(array); // Make sure array out of cache 4:try { // catch and ignore SIGSEGV (illegal access) 5:uchar result = *(uchar *)kernel_address; // Try access!

6:uchar dummy = array[result * 4096]; // leak info! 7:} catch(){;} // Could use signal() and setjmp/longjmp 8:// scan through 256 array slots to determine which loaded Some details: Reason we skip 4096 for each value: avoid hardware cache prefetch Note that value detected by fact that one cache line is loaded Catch and ignore page fault: set signal handler for SIGSEGV, can use setjump/longjmp. Patch: Need different page tables for user and kernel Without PCID tag in TLB, flush TLB twice on syscall (800% overhead!) Need at least Linux v 4.14 which utilizes PCID tag in new hardware to avoid flushing when change address space Fix: better hardware without timing side-channels 3/21/19 Will CS162 UCB Spring 2019 be coming, butKubiatowicz still in works Lec 16.18 Administrivia (1/2) Supplemental Project 1 Peer evaluations will be out soon (Forgot to include the collaboration question): It is very important that you fill this out as well. You get 20 points for each partner that you distribute to partners (with 3 other partners, get 60 total points):

For instance: happy with all partners, give them each 20 points Less happy with one of them, give them 18, 21 to other two, etc Everything validated by TA, in the end, of course The project grades are a zero-sum game; if you do not contribute to the project, your points might be distributed to those who do! This is not about giving yourself more points by giving partners less. It is about you evaluating your partners (and they evaluate you!) 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.19 Administrivia (2/2) Midterm Survey is up Please fill this out so that we can know how we are doing Midterm 2: Thursday 4/4 Will definitely include Scheduling material (lecture 10) Will include I/O material from todays lecture (lecture 16) Will have a Midterm review in early part of that week. Stay tuned. 3/21/19

Kubiatowicz CS162 UCB Spring 2019 Lec 16.20 The Requirements of I/O So far in this course: We have learned how to manage CPU and memory What about I/O? Without I/O, computers are useless (disembodied brains?) But thousands of devices, each slightly different How can we standardize the interfaces to these devices? Devices unreliable: media failures and transmission errors How can we make them reliable??? Devices unpredictable and/or slow How can we manage them if we dont know what they will do or how they will perform? 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.21 OS Basics: I/O Threads Address Spaces

Windows Processes Files Sockets Software HardwareISA OS Hardware Virtualization Memory Processor OS storag e Ctrl r Networks Inputs 3/21/19 Protectio n Boundary Kubiatowicz CS162 UCB Spring 2019

Displays Lec 16.22 In a Picture Read / Write Processor I/O Controllers Core L2 Cache Registers L1 Cache Core wires interrupt s Read DMA transfer Main / Secondary Write Memory Storage

L3 Cache (shared) L2 Cache L1 Cache Registers (DRAM) Secondary Storage (Disk) (SSD) I/O devices you recognize are supported by I/O Controllers Processors accesses them by reading and writing IO registers as if they were memory Write commands and arguments, read status and 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.23 Operational Parameters for I/O Data granularity: Byte vs. Block Some devices provide single byte at a time (e.g., keyboard) Others provide whole blocks (e.g., disks, networks,

etc.) Access pattern: Sequential vs. Random Some devices must be accessed sequentially (e.g., tape) Others can be accessed randomly (e.g., disk, cd, etc.) Fixed overhead to start transfers Some devices require continual monitoring Others generate interrupts when they need service Transfer Mechanism: Programmed IO and DMA 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.24 Kernel Device Structure The System Call Interface Process Manageme nt Concurrency, multitasking Architectur e Dependent Code

3/21/19 Memory Manageme nt Virtual memory Filesystems Device Control Files and dirs: TTYs and the VFS device access Connectivity File System Types Memory Manager Networking Block Devices Device Control

Kubiatowicz CS162 UCB Spring 2019 Network Subsystem IF drivers Lec 16.25 The Goal of the I/O Subsystem Provide Uniform Interfaces, Despite Wide Range of Different Devices This code works on many different devices: FILE fd = fopen("/dev/something", "rw"); for (int i = 0; i < 10; i++) { fprintf(fd, "Count %d\n", i); } close(fd); Why? Because code that controls devices (device driver) implements standard interface We will try to get a flavor for what is involved in actually controlling devices in rest of lecture Can only scratch surface! 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.26 Want Standard Interfaces to

Devices Block Devices: e.g. disk drives, tape drives, DVD-ROM Access blocks of data Commands include open(), read(), write(), seek() Raw I/O or file-system access Memory-mapped file access possible Character Devices: e.g. keyboards, mice, serial ports, some USB devices Single characters at a time Commands include get(), put() Libraries layered on top allow line editing Network Devices: e.g. Ethernet, Wireless, Bluetooth Different enough from block/character to have own interface Unix and Windows include socket interface Separates network protocol from network operation Includes select() functionality Usage: pipes, FIFOs, streams, queues, mailboxes 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.27 How Does User Deal with Timing? Blocking Interface: Wait When request data (e.g. read() system call), put

process to sleep until data is ready When write data (e.g. write() system call), put process to sleep until device is ready for data Non-blocking Interface: Dont Wait Returns quickly from read or write request with count of bytes successfully transferred Read may return nothing, write may write nothing Asynchronous Interface: Tell Me Later When request data, take pointer to users buffer, return immediately; later kernel fills buffer and notifies user When send data, take pointer to users buffer, return immediately; later kernel takes data and notifies user 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.28 Chip-scale Features of 2015 x86 (Sky Lake) Significant pieces: Four OOO cores with deeper buffers New Intel MPX (Memory Protection Extensions) New Intel SGX (Software Guard Extensions) Issue up to 6 -ops/cycle

Integrated GPU, System Agent (Mem, Fast I/ O) Large shared L3 cache with on-chip ring bus 2 MB/core instead of 1.5 MB/core High-BW access to L3 Cache Integrated I/O Integrated memory controller (IMC) Two independent channels of DRAM High-speed PCI-Express (for Graphics cards) Direct Media Interface (DMI) Connection to PCH (Platform Control Hub) 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.29 Sky Lake I/O: PCH Platform Controller Hub Connected to processor with proprietary bus Direct Media Interface Sky Lake System Configuration 3/21/19 Types of I/O on PCH:

USB, Ethernet Thunderbolt 3 Audio, BIOS support More PCI Express (lower speed than on Processor) SATA (for Disks) Kubiatowicz CS162 UCB Spring 2019 Lec 16.30 Modern I/O Systems network 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.31 Example: PCI Architecture RAM Memory Bus CPU Host Bridge PCI #0

ISA Bridge PCI Bridge PCI #1 ISA Controlle r Legacy Device s PCI Slots Root Hub Hub Mouse 3/21/19 USB Controlle r Webca m SATA Controlle r

DVD ROM Scanne r Hard Disk Keyboar d Kubiatowicz CS162 UCB Spring 2019 Lec 16.32 Example Device-Transfer Rates in Mb/s (Sun Enterprise 6000) 10m Device Rates vary over 12 orders of magnitude !!! 3/21/19 System better be able to handle this wide range Better not have high overhead/byte for fast devices! Kubiatowicz CS162 UCB Spring 2019 devices Lec 16.33

Better not waste time waiting for slow How does the processor talk to the device? Processor Memory Bus CPU Bus Adaptor Regular Memory Bus Adaptor Device Controller Hardware Bus Interface Controller Address + Data Other Devices or Buses Interrupt

Interrupt Request Controller CPU interacts with a Controller Contains a set of registers that can be read and written May contain memory for request queues or bit-mapped images read Addressable write Memory control status and/or Registers Queues (port 0x20) Memory Mapped Region: 0x8f008020 Regardless of the complexity of the connections and buses, processor accesses registers in two ways: I/O instructions: in/out instructions Example from the Intel architecture: out 0x21,AL Memory mapped I/O: load/store instructions

Registers/memory appear in physical address space I/O accomplished with load and store instructions 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.34 Example: Memory-Mapped Display Controller Memory-Mapped: Hardware maps control registers and 0x80020000 display memory into physical address space Addresses set by HW jumpers or at boot time Simply writing to display memory (also called the frame buffer) changes image on screen Addr: 0x8000F000 0x8000FFFF 0x80010000 Graphics Command Queue Display

Memory 0x8000F000 Writing graphics description to cmd queue Say enter a set of triangles describing some 0x0007F004 scene 0x0007F000 Addr: 0x80010000 0x8001FFFF Command Status Writing to the command register may cause on-board graphics hardware to do something Say render the above scene Addr: 0x0007F004 Can protect with address translation 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Physical Address Space Lec 16.35 Transferring Data To/From Controller

Programmed I/O: Each byte transferred via processor in/out or load/store Pro: Simple hardware, easy to program Con: Consumes processor cycles proportional to data size Direct Memory Access: Give controller access to memory bus Ask it to transfer data blocks to/from memory directly Sample interaction with DMA controller (from OSC book): 3/21/19 1 2 3 Kubiatowicz CS162 UCB Spring 2019 Lec 16.36 Transferring Data To/From Controller Programmed I/O: Each byte transferred via processor in/out or load/store Pro: Simple hardware, easy to program Con: Consumes processor cycles proportional to data size

Direct Memory Access: Give controller access to memory bus Ask it to transfer data blocks to/from memory directly Sample interaction with DMA controller (from OSC book): 3/21/19 6 5 4 Kubiatowicz CS162 UCB Spring 2019 Lec 16.37 I/O Device Notifying the OS The OS needs to know when: The I/O device has completed an operation The I/O operation has encountered an error I/O Interrupt: Device generates an interrupt whenever it needs service

Pro: handles unpredictable events well Con: interrupts relatively high overhead Polling: OS periodically checks a device-specific status register I/O device puts completion information in status register Pro: low overhead Con: may waste many cycles on polling if infrequent or unpredictable I/O operations Actual devices combine both polling and interrupts For instance High-bandwidth network adapter: Interrupt for first incoming packet Poll for following packets until hardware queues are empty 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.38 Device Drivers Device Driver: Device-specific code in the kernel that interacts directly with the device hardware Supports a standard, internal interface Same kernel I/O system can interact easily with different device drivers

Special device-specific configuration supported with the ioctl() system call Device Drivers typically divided into two pieces: Top half: accessed in call path from system calls implements a set of standard, cross-device calls like open(), close(), read(), write(), ioctl(), strategy() This is the kernels interface to the device driver Top half will start I/O to device, may put thread to sleep until finished Bottom half: run as interrupt routine Gets input or transfers next block of output May wake sleeping threads if I/O now complete 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.39 Life Cycle of An I/O Request User Program Kernel I/O Subsystem Device Driver Top Half

Device Driver Bottom Half Device Hardware 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.40 Summary I/O Devices Types: Many different speeds (0.1 bytes/sec to GBytes/sec) Different Access Patterns: Block Devices, Character Devices, Network Devices Different Access Timing: Blocking, Non-blocking, Asynchronous I/O Controllers: Hardware that controls actual device Processor Accesses through I/O instructions, load/store to special physical memory Notification mechanisms Interrupts Polling: Report results through status register that processor looks at periodically

Device drivers interface to I/O devices Provide clean Read/Write interface to OS above Manipulate devices through PIO, DMA & interrupt handling Three types: block, character, and network 3/21/19 Kubiatowicz CS162 UCB Spring 2019 Lec 16.41

Recently Viewed Presentations

  • msdemeloscience.files.wordpress.com


    niche. the role or function of the species within an ecological community ∗ community. all populations in a given ecosystem at a given time ∗ ecosystem. the living (biotic) and non-living (abiotic) components that function as a unit in a...
  • Hands-on workshop, intro to advanced ReaxFF T&J Tech,

    Hands-on workshop, intro to advanced ReaxFF T&J Tech,

    No discontinuities in energy or forces. No pre-defined reaction sites or types. Only 1 atom type per element. General ReaxFF rules. User should not have to pre-define reactive sites or reactionpathways; potential functions should be able to automatically handlecoordination changes...
  • Prepositions &amp; Particles 1. prepositions vs particle 2 ...

    Prepositions & Particles 1. prepositions vs particle 2 ...

    Name: ImEun Kyung. Lee Hyun Ju. Date: November 10, 2017. Prepositions & Particles
  • A Visit From Mary - Bible Answer

    A Visit From Mary - Bible Answer

    Arial Century Gothic Wingdings Calibri Cambria Wingdings 3 Candara Wingdings 2 Freestyle Script Arial Black Bloody 方正舒体 Panels Book Human 1_Panels 2_Panels 3_Panels 1_Book 2_Book 3_Book 4_Book 5_Book 1_Human THE Message From Mary Message From Mary (46-55) Message From Mary...
  • Internet Research - Home | Lehigh University

    Internet Research - Home | Lehigh University

    But a subject directory is organized not by keywords but by category or subject. Yahoo! Yahoo! Is the most popular subject directory. www. about.com takes the idea a step further with subject guides for selected topics. Subjects are organized by...
  • Canadian Geography - Mr. Tucker&#x27;s Classroom

    Canadian Geography - Mr. Tucker's Classroom

    the forests, lakes, fish, and the shallow soils of the Canadian Shield. The refining. and smelting of minerals produces acid rain. Refining: a part of the process that removes impurities when metal is . separated from the rock ore in...
  • Les Grandes Explorations

    Les Grandes Explorations

    La recherche d'une route vers les Indes. Après la prise de Constantinople par les Turcs en 1453, tous les pays européens se mettent à la recherche d'une nouvelle route maritime vers les Indes. En effet, l'accès via Constantinople n'est plus...
  • Lifestyle - Miami Beach Senior High School / Overview

    Lifestyle - Miami Beach Senior High School / Overview

    ©2014 National Endowment for Financial Education | Lesson 3-4: Lifestyle. Transition into the lesson preview, noting the Learning Outcomes in the Student Learning Plan. By the end of this lesson, the students should be able to establish short-term and long-term...