Snpaback avoidance methodology for an emerging memory technology

Snpaback avoidance methodology for an emerging memory technology

Snapback avoidance design flow for a memory technology Wesley H Kwong Owen W Jungroth Magnolia M Maestre Sean P McDermott Karthik Srikanta Murthy Intel NVM Solutions Group (TMG-NSG) Overview The snapback problem and what is different for NVM Solutions. Flow overview and details. Results, conclusions, and future work. 2 Snapback problem

Five regions of device operation: Cutoff, linear, saturation. Add snapback and failure. High bias conditions on drain and gate nodes initiate problem. Feedback loop power dissipation SNAPBACK 3 What is different here? Snapback region is always considered for design of robust ESD protection circuits. Mitigation strategies well established.

Memory technology requires high bias conditions on supporting transistors. Entire analog portions possibly impacted. Need automated approach to check for snapback. Up to this point, all approaches are manual. 4 Overall flow Create snapback rules Design circuit, run simulation Risk levels

acceptable? Yes Annotate results No Done Yes DRC and LVS clean? Draw layout, DRC/ LVS

No 5 Snapback rule generation Over bias ranges, simulations done to compute Isub. Impact ionization current and transient induced capacitive currents Several simulations are run for each circuit and the maximum current level is used to set the risk level. Current density is then computed: Isub divided by device width. Worst case IR drop is dependent on tap spacing. A simple worst case model assumes all of the current flows in a straight line from the transistor to the tap without spreading.

The worst case assumes that all transistors in that path are producing their maximum substrate current at the same time. IR drop added to get effective resistance. 6 Rule level determination Resistance is categorized into snapback risk levels (SNPR) SNPR = 3 is for the maximum substrate current density and requires a substrate tap next to the transistor. SNPR = 2 is for medium risk substrate current densities and allows a ~3X greater spacing to the tap. SNPR = 1 is for low substrate current densities and allows a ~7X greater spacing to the tap.

Rules are generated from the above categories. SOA / assert rules for circuit simulator. SOA / assert compares the current density to the allowed value. DRC and LVS rules for physical verification tool. LVS checks the that every device gate has the correct SNPR ID layer DRC checks the spacing from SNPR ID layer to substrate tap 7 Example rule implementations SOA / assert rules DRC rules .setsoa label="SOA: NHV ISUB > SNPR=1 Maximum" + M NHV

IB(*.B)/(D(*,M)*D(*,W)*0.05)=(ISNPR1,*) snpr3_1tw { @ "snpr3_1tw: If triple nwell device SNPR=3, gate to tap spacing < X" FLATTEN (gate_s3_ntw NOT ptap_pwell_os45) } .setsoa label="SOA: NHV ISUB > SNPR=2 Maximum" + M NHV IB(*.B)/(D(*,M)*D(*,W)*0.05)=(ISNPR2,*) .setsoa label="SOA: NHV ISUB > SNPR=3 Maximum"

+ M NHV IB(*.B)/(D(*,M)*D(*,W)*0.05)=(ISNPR3*((0.6+ABS(VS(*)-VB(*)))/0.6),*) 8 Simulation and schematic annotation Simulation with SOA / assert Include circuit SOA / assert rules. 9 Review violation report

Annotate schematic Also dump into Excel snpr levels reported. snpr property Layout and physical verification Mask layout with snpr layer MMLOWVT1 net057 sdin2 sdinb phvlvt m=2 W=75.00u L=12.0u MMLOWVT0 net056 sdinb sdin2

phvlvt m=2 W=75.00u L=12.0u Netlist with snpr value vcc SNPR=2 vcc SNPR=2 DRC and LVS check Snapback risk parameter generates recognition layer in pcell. CDL netlist uses snpr property to be recognised by LVS. Tap compliance is checked in DRC, recognition layer correctness checked in LVS. 10

Results and conclusions To this point, NO known methodology to check automatically across layout. Also important as this ties circuit simulation results to layout. Previous reliability history for this technology and predecessors: Chip 1 (2006): Complete failure of chip at high bias voltages. Failure mechanism ultimately concluded as snapback. Chip 2 (2010): No failures, but nearly three weeks of manual checking by each team member for snapback violations. Chip 3 (2012): No failures so far found in design validation, first use of this flow. Minimal impact to tape-in schedule. Flow is deployed for future projects on this technology. 11

Future work Work with vendors to expand SOA / assert capabilities in circuit simulators. Improve SOA / assert reporting flows for easier perusal by designers. 12 Q&A 13

Recently Viewed Presentations

  • Opener - Mr. Broderick Class Webpage

    Opener - Mr. Broderick Class Webpage

    Landscape: painting or drawing in which natural land scenery, such as mountains, trees, rivers, or lakes, is the main feature. The Hay Wain by John Constable
  • Leddy - University of Windsor

    Leddy - University of Windsor

    Leddy library. Managing Employees 78-613. Fall 2015. Hi! My name is Katharine. I am the Business Librarian at Leddy. If you need help with business research. while you are here at the University of Windsor, I am the person to...
  • SALUDABLE DE ADENTRO HACIA AFUERA UN COMIENZO NUEVO

    SALUDABLE DE ADENTRO HACIA AFUERA UN COMIENZO NUEVO

    our skin. doTERRA has an entire line of skin, hair and body care products that have superior ingredients and performance. We are also fortunate to have OnGuard natural cleaning and laundry products that are free from harsh chemicals. These simple...
  • Choose a category. You will be given the

    Choose a category. You will be given the

    Remember this is Jeopardy, so where I have written "Answer" this is the prompt the students will see, and where I have "Question" should be the student's response. To enter your questions and answers, click once on the text on...
  • Instructions for using this template

    Instructions for using this template

    Unit 3 Part II:Response and Reporting of Sexual Abuse and Sexual Harassment. Notice of Federal Funding and Federal Disclaimer - This project was supported by Grant No. 2010-RP-BX-K001 awarded by the Bureau of Justice Assistance.The Bureau of Justice Assistance is...
  • Sécurité d&#x27;Oracle e-Business Suite

    Sécurité d'Oracle e-Business Suite

    Oracle Advanced Security Fonctionnalité de cryptage Oracle Net Support de SSL Cryptage de données dans la base Mot de passe stocké crypté Interface simple pour crypter et décrypter des données stockées dans la base Algorithme DES DBMS_OBFUSCATION_TOOLKIT package Interface programmatique...
  • Steering Committee Presentation Template

    Steering Committee Presentation Template

    Executive project summary including statement of business needs, project background, proposal, benefits, Expected ROI, Project organization, schedule, approach, scope, risks and mitigation plan, and expectations of the steering committee.
  • Managerial Economics Pricing Introduction Invest.&Budgeting Product&Strategy Cases The

    Managerial Economics Pricing Introduction Invest.&Budgeting Product&Strategy Cases The

    If a public enterprise makes losses it might be because of the pricing rule, or it might be due to inefficiency - difficult to tell the difference The second-best problem - if there are 'n' conditions for an optimum and...